

PC911

* Lead forming type (t type) and taping reel type (p type) are also available. (~9111/~911 P)(Page 656)

■ Features

1. Ultra-high speed response (t_{PHL} , t_{PLH} : TYP. 50ns)
2. High instantaneous common mode rejection voltage (CM_R : TYP. 10kV/ μ s)
3. High isolation voltage (V_{iso} : 4 000V_{rms})
4. Recognized by UL, file No. E64380


■ Applications

1. High speed interfaces for computer peripherals and microcomputer systems
2. High speed line receivers
3. Interfaces with various data transmission equipment

Ultra-high Speed Response and High CMR OPIC Photocoupler

■ Outline Dimensions

(Unit : mm)



* "OPIC" (Optical IC) is a trademark of the SHARP Coloration. An OPIC consists of a light-detecting element and signal-processing circuit integrated onto a single chip.

■ Absolute Maximum Ratings

(Ta=25°C)

Parameter		Symbol	Rating	Unit
Input	* ¹ Forward current	I _F	20	mA
	Reverse voltage	V _R	5	V
	* ¹ Power dissipation	P	40	mW
output	Supply voltage	V _{CC}	7	V
	* ² Enable voltage	V _E	7	V
	High level output current	V _{ON}	-8	mA
	Low level output current	I _{OL}	25	mA
	* ³ Power dissipation	P	40	mW
	* ⁴ Isolation voltage	V _{ISO}	4 000	V _{rms}
	Operating temperature	T _{opr}	0 to +70	°C
Storage temperature		T _{stg}	-55 to +125	°C
* ⁵ Soldering temperature		T _{sol}	260	°C

*1 Ta=0 to 70°C

*2 Shall not exceed 500mV from supply voltage (V_{CC}).

*3 Applicable to output terminal (V_O).

*4 AC for 1 minute, 40 to 60%RH

*5 For 10 seconds at the position of 2mm or more from root of lead pins.

■ Electro-optical Characteristics

(Ta = 0 to 70°C unless specified)

Parameter		Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input	Forward voltage	V _F	Ta=25°C, I _F =10mA		1.6	1.9	v
	Reverse current	I _R	Ta=25°C, V _R =5V			10	μA
	Terminal capacitance	C _t	Ta=25°C, V=0, f=1MHz	-	60	120	pF
output	High level output voltage	V _{OH}	V _{CC} =4.5V, I _{OH} =-2mA, I _F =0.25mA, V _E =0.2V	2.4			v
	Low level output voltage	V _{OL}	V _{CC} =4.5V, V _E =2.0V, I _F =5mA, I _{OL} =13mA	-	0.3	0.6	v
	High level enable voltage	V _{EH}	V _{CC} =5.5V	2.0	-	-	V
	Low level enable voltage	V _{EL}	V _{CC} =5.5V	-		0.8	V
	High level enable current	I _{EH}	V _{CC} =5.5V, V _E =5.5V	-	-	100	UA
	Low level enable current	I _{EL}	V _{CC} =5.5V, V _E =0.5V	-	-0.2	-0.4	mA
	High level supply current	I _{CCH}	V _{CC} =5.5V, I _F =0, V _E =2.0V	-	13	23	mA
	Low level supply current	I _{CCL} V _{CC} =5.5V, I _F =10mA, V _E =2.0V		-	15	25	mA
	High impedance supply current	I _{CCZ}	V _{CC} =5.5V, V _E =0	-	16	26	mA
	Output leak current	I _{QH}	V _{CC} =5.5V, V _E =2.0V, V _O =5.5V, I _F =0.25mA	-	-	100	μA
	High impedance output current	I _{QZH}	V _{CC} =5.5V, V _E =0.4V	-	-	100	μA
	Output short-circuit current	I _{OS}	V _{CC} =5.5V, V _O =0, I _F =0, within 10ms.	-I _O	-	-50	mA
Transfer characteristics	“High +Low” threshold input current	I _{FHLL}	V _{CC} =5V, V _E =2.0V	-	2.5	5	mA
	“Low→ High” threshold input current	I _{FLH}	V _{CC} =5V, V _E =2.0V	0.5	1.9	-	mA
	Hysteresis	I _{FLH} /I _{FHLL}	V _{CC} =5V, V _E =2.0V	0.55	-	0.95	-
	Isolation resistance	R _{ISO}	Ta= 25°C, DC500V, 40 to 60%RH	5×10 ¹⁰	10"	-	Ω
	Floating capacitance	C _t	Ta=25°C, V=0, f=1MHz	-	0.6	5	pF
	“High → Low” propagation delay time	t _{PHL}		-	50	75	ns
	“Low→ High” propagation delay time	t _{PLH}	Ta=25°C, V _{CC} =5V C _L =15pF I _F =7.5mA, Fig. 1	-	50	75	ns
	*#Pulse width distortion	A _{TW}			-	35	ns
	Rise time, Fall time	t _r , t _f		-	15	30	ns
	“High → Low” enable propagation delay time	t _{EHL}	Ta=25°C, V _{CC} =5V R _L =350Ω, C _L =15pF I _F =7.5mA, V _{EH} =3V V _{EL} =0, Fig. 2	-	40	70	ns
CMR	Instantaneous common mode rejection voltage “output : High level”	C _{MH}	Ta=25°C, V _{CC} =5V, V _{CM} =50V I _F =0mA, V _{OMIN} =2V, Fig. 3	3000	10000	-	V/μs
	Instantaneous common mode rejection voltage “output : Low level”	C _{ML}	Ta=25°C, V _{CC} =5V, V _{CM} =50V I _F =5mA, V _{OMAX} =0. XV, Fig. 3	-3000	-lo 000	-	V/μs


*# $\Delta T_W = t_{PHL} - t_{PLH}$ All typical values : at Ta = 25-C, V_α = 5V

■ Recommended Operating Conditions

Parameter	Symbol	MIN.	MAX.	Unit
Low level input current	I_{FL}	0	250	μA
High level input current	I_{FH}	7	15	mA
High level enable voltage	V_{EH}	2.0	V_{CC}	v
Low level enable voltage	V_{EL}	0	0.8	v
Supply voltage	V_{CC}	4.5	5.5	v
Fanout (TTL load)	N	—	8	—
Operating temperature	T_{opr}	0	70	°C

- When the enable input is not used, please connect to V_{CC} .
- In order to stabilize power SUPPLY line, connect a by-pass ceramic capacitor (0.01 to 0.1 μF) between V_{CC} and GND at the position within 1cm from pin.

Block Diagram



Truth table

Input	Enable	Output
L	H	H
H	L	Z
L	L	Z

L : Logic (0)
H : Logic (1)
Z : High impedance

6

Fig. 1 Test Circuit for t_{PHL} , t_{PLH} , t_f and t_r





Fig. 2 Test Circuit for t_{ELH} and t_{EHL}












Fig. 3 Test Circuit for CM_H and CM_L**Fig. 4 Forward Current vs. Forward Voltage****Fig. 6 High Level Output Voltage vs. High Level Output Current****Fig. 5 Low Level Output Voltage vs. Low Level Output Current****Fig. 7 Propagation Delay Time vs. Ambient Temperature**

**Fig. 8 Propagation Delay Time vs.
Forward Current**



- Please refer to the chapter “Precautions for Use” (Page 78 to 93)